The next paradigm shift in display technology involves making them flexible, bringing with it many challenges with respect to product reliability. To compound the problem, industry is continuously introducing novel materials and experimenting with device geometries to improve flexibility and optical performance. The changing landscape, makes it is imperative to have a qualification method that allows for a rapid assessment of design changes on reliability from a myriad of inter-related conditions. This investigation involves the development of a qualification process for interconnects used in flexible displays. It is the intention of this work to allow for a foundation for future research in this area.
The cross section in Fig.1 shows the entire display as fabricated on a flexible substrate that is bonded to a stiff carrier by an adhesive. The process starts with the observed failure of permanent horizontal lines in the displays since it becomes non-responsive to new incoming video frame data as shown in Fig. 2 . By performing a failure modes and effects analysis (FMEA), the failure mode is identified as increased resistance in the interconnect traces.
Circuit simulation (SPICE) determined the threshold at which the resistance starts impacting performance. Based on SEM analysis, a physical model was used to associate the change in resistance to cracks in the traces that eventually manifest themselves as narrow channels with a high resistance. As more cracks are introduced, their resistance is summed together like series resistors in a circuit.
The failure mechanism was determined to be channel cracking of the thin film that comprise the interconnect traces. The failure mechanism was analyzed through finite element analyses as shown in Figure-3 . The model represents the specific structured being composed of a PEN substrate, a planarization layer, a blanket SiN layer, and a layer of micro-patterned interconnect lines of Indium Tin Oxide (ITO). The ANSYS shell-91 element was used in the modeling of strain and stresses in each of the layers. There are three main types of stresses involved in the analysis: intrinsic critical stress required for crack propagation, internal stress from fabrication, and external stress applied to the system. The FEA model determined the relationship between the physical flexing and the mechanical stress imposed on the traces.
An accelerated life test was designed based on the known agent of failure being cyclic bending that induces a tensile strain. Dedicated test structures were also designed and fabricated to facilitate in-situ electrical measurements and direct observations. A versatile dedicated test system was designed and integrated in order to rapidly capture changes in resistance of multiple traces during mechanically flexing of the test structures. The approach was having a PC based Labview program controlling and synchronizing the two activities. Once the substrate was bent to a fixed radius, the Labview program commands a Field Programmable Gate Array (FPGA) circuit card to start sampling. The FPGA was programmed with a unique VHDL application to serially drive the 60 individual lines.
The first contribution has been the design and fabrication of a dedicated test system to successfully capture dynamic changes in electrical performance of novel flexible test structures under accelerated cyclic bending stress conditions. The second contribution has been the development and analysis of two finite element models of a specific test structure that is representative of an actual design in use for a current flexible display product. The first model is dedicated to determining built in stresses that arise from fabrication and the second model is devoted to predicting stresses in the thin films when the structure is mechanically bent to a particular radius of curvature.
The third and final contribution of this research is a framework for a methodology of testing and qualifying future multilayer interconnect designs on flexible substrates. This is achieved by a combination of the test system, finite element analysis of the test structure to characterize the failure mechanism, accelerated life testing, and Mean Time to Failure (MTTF) life-stress models. This overall methodology as depicted in Figure-4 may be applied towards the rapid qualification of other novel materials, process conditions, and device geometries prior to their widespread use in future display systems. 
